

Applicant : David B. Minturn
Serial No. : 10/748,415
Filed : December 30, 2003
Page : 13 of 16

Attorney's Docket No.: INTEL-049PUS
Intel Docket No. P17385

REMARKS

Claims 1 to 30 are pending in this application. Claims 1, 8, 10, 17 and 22 are the independent claims. Favorable reconsideration and further examination are respectfully requested.

Applicants thank the Examiner for conducting a teleconference on June 10, 2009. The Examiner indicated that claim 12 was not addressed in the last two office actions and that the next office action would be made Non-Final. The Examiner also made some suggestions to claim amendments to address potential 35 U.S.C. §101 issues. The Examiner indicated that despite Applicants' amendments the next office action would be a non-final action since claim 12 was not addressed in the previous two office actions necessitating a next action so that any rejection with respect to claim 12 would be a new ground of rejection (see MPEP §706.07(a)).

Claims 1 to 3, 6, 7, 10 to 12, 15 to 25 and 30 were rejected under 35 U.S.C. § 102(b) as being anticipated by Boucher et al. (U.S. Patent Number 7,174,393 hereinafter "Boucher"). Claims 4, 5, 8, 9, 13, 14 and 26 to 29 were rejected under 35 U.S.C. § 103(a) as being obvious over Boucher in view of Bryg et al (U.S. Patent Number 6,393,544 hereinafter "Bryg").

Amended claim 1 is directed to network interface controller. The network interface controller includes a hashing logic to generate a hashing value from a packet received from a network including an index to a table content derived from a transformation of information in a header of the packet. The received packet has a context associated therewith. The network interface controller also includes a memory to store: a hash table pages table to store a physical

page address of a host hash table stored in a host memory of a host; and a context table pages table to store a physical page address of a host context table in the host memory. The network interface controller further includes a cache line determinator in communication with the host and the hashing logic. The cache line determinator is configured to: associate the hash value with a host hash table cache line using the hash table pages table; and associate the hash value with a host context table cache line in the host memory using the context table pages table.

The applied art is not understood to disclose or to suggest the foregoing features of claim 1. In particular, Boucher does not disclose or suggest a hashing logic to generate a hashing value from a packet received from a network including an index to a table content derived from a transformation of information in a header of the packet.

As understood by Applicants Boucher does not teach a hashing logic to generate a hashing value from a packet received from a network including an index to a table content derived from a transformation of information in a header of the packet.

Claims 8, 10, 17 and 22 include the feature of a hashing logic to generate a hashing value from a packet received from a network including an index to a table content derived from a transformation of information in a header of the packet as in claim 1. Applicants submit that the Boucher reference should also be withdrawn with respect to claims 8, 10, 17 and 22 for at least the same reasons as claim 1.

With respect to claim 4, Applicants respectfully submit that Boucher does not teach that the cache line determinator is configured to: determine a hash node page and a context table page corresponding to the hash value; lookup the physical address of the hash table page from the hash table pages table; lookup the physical address of the context table page from the context

Applicant : David B. Minturn
Serial No. : 10/748,415
Filed : December 30, 2003
Page : 15 of 16

Attorney's Docket No.: INTEL-049PUS
Intel Docket No. P17385

table pages table; determine the host hash cache line using the physical address of the hash table page and an offset of the hash value within the hash table page; and determine the host context cache line using the physical address of the context table page and an offset of the hash value within the context table page.

For at least the foregoing reasons, Applicants request withdrawal of the art rejections.

Applicants submit that all dependent claims now depend on allowable independent claims.

It is believed that all of the pending claims have been addressed. However, the absence of a reply to a specific rejection, issue or comment does not signify agreement with or concession of that rejection, issue or comment. In addition, because the arguments made above may not be exhaustive, there may be reasons for withdrawing the prior art cited with regards to any or all pending claims (or other claims) that have not been expressed. Finally, nothing in this paper should be construed as intent to concede any issue with regard to any claim, except as specifically stated in this paper, and the amendment of any claim does not necessarily signify concession of unpatentability of the claim prior to its amendment.

It is submitted that this amendment places the application in condition for allowance or in better form for consideration on appeal, and thus, entry of this amendment is respectfully requested under the provisions of 37 C.F.R. §1.116.

Applicants' attorney can be reached by telephone at (781) 401-9988 ext. 123.


Applicant : David B. Minturn
Serial No. : 10/748,415
Filed : December 30, 2003
Page : 16 of 16

Attorney's Docket No.: INTEL-049PUS
Intel Docket No. P17385

No fee is believed to be due for this Response; however, if any fees are due, please apply such fees to Deposit Account No. 50-0845 referencing Attorney Docket: INTEL-049PUS.

Respectfully submitted,

Date: 29 Jun 2009


Anthony T. Moosey
Reg. No. 55,773

Attorneys for Intel Corporation
Daly, Crowley, Mofford & Durkee, LLP
354A Turnpike Street - Suite 301A
Canton, MA 02021-2714
Telephone: (781) 401-9988 ext. 123
Facsimile: (781) 401-9966